PER-DRAM AND PER-BUFFER ADDRESSABILITY SHADOW REGISTERS AND WRITE-BACK FUNCTIONALITY

摘要

In an example, a method includes monitoring a memory bus for one or more commands sent by a memory controller to a memory device and determining whether the one or more commands have a value indicating an operation mode of the memory device. Information associated with the one or more commands may be assessed based on the operation mode, and the information may be stored to one or more registers of the memory controller. The operation mode may be a per dynamic random access memory (DRAM) addressability (PDA) mode, a per buffer addressability (PBA) mode, or a per rank mode. Accessing the information may include a first set of configuration values in response to the value indicating the PDA mode or the PBA mode, and a second set of configuration values in response to the value indicating the per rank mode.

主权项

1. A method comprising:
monitoring a memory bus for one or more commands sent by a memory controller to a memory device; determining whether the one or more commands have a value indicating an operation mode of the memory device; accessing information associated with the one or more commands based on the operation mode; and storing the information to one or more registers of the memory controller.