Memory system and memory physical layer interface circuit

摘要

A memory physical layer interface circuit electrically connected between a memory controller and a memory device is provided. The memory physical layer interface circuit includes a dock generation module and first-in-first-out (FIFO) modules. The clock generation module generates a reference clock signal and output related clock signals. The reference clock signal is transmitted to the memory device. Each of the FIFO modules writes the input information therein transmitted by the memory controller according to a write-related clock signal and retrieves the input information therefrom according to one of the output related clock signals to generate an output signal. The output signal is transmitted to the memory device to operate the memory device. The write-related clock signal is generated by dividing a frequency of one of the output related clock signals.

主权项

1. A memory physical layer interface circuit electrically connected between a memory controller and a memory device, wherein the memory physical layer interface circuit comprises:
a clock generation module to generate a reference clock signal and a plurality of output related clock signals, wherein the reference clock signal is transmitted to the memory device; and a plurality of first-in-first-out (FIFO) modules where each of the FIFO modules is to write an input information therein transmitted by the memory controller according to a write-related clock signal and to retrieve the input information therefrom according to one of the output related clock signals to generate an output signal and to transmit the output signal to the memory device to operate the memory device, wherein the write-related clock signal is generated by dividing a frequency of one of the output related clock signals.