发明名称 |
Memory controller, computing device with a memory controller, and method for calibrating data transfer of a memory system |
摘要 |
A memory controller comprises a connection interface connected or connectable to a memory. The memory controller is arranged to read data from the memory via the connection interface. The memory controller further comprises a clock unit arranged to provide a data transfer clock signal having a first frequency. The data transfer clock signal may be provided to the memory via the connection interface. The data transfer clock signal is arranged for clocking a data transfer from the memory to the memory controller via the connection interface as well as an oversampling circuit arranged to sample a calibration data pattern read by the memory controller via the connection interface at a second frequency to provide an over-sampled calibration data pattern. The second frequency is larger than the first frequency. The memory controller is arranged to determine a timing shift of a data transfer from the memory to the memory controller based on the oversampled calibration data pattern. |
申请公布号 |
US9542351(B2) |
申请公布日期 |
2017.01.10 |
申请号 |
US201214401162 |
申请日期 |
2012.06.15 |
申请人 |
NXP USA, INC. |
发明人 |
Beattie Derek;Pandey Rakesh;Sakalley Deboleena |
分类号 |
G06F13/42;G11C29/02;G06F12/02;G11C11/406;G06F3/06;G06F13/16;G06F1/06 |
主分类号 |
G06F13/42 |
代理机构 |
|
代理人 |
|
主权项 |
1. A memory controller, comprising:
a connection interface connected or connectable to a memory, the memory controller being arranged to read data from the memory via the connection interface; a clock unit arranged to provide a data transfer clock signal having a first frequency, wherein the data transfer clock signal is provided to the memory via the connection interface, the data transfer clock signal being arranged for clocking a data transfer from the memory to the memory controller via the connection interface; an oversampling circuit arranged to sample a calibration data pattern read by the memory controller via the connection interface at a second frequency to provide an oversampled calibration data pattern, the second frequency being larger than the first frequency, and wherein the calibration data pattern includes a predetermined sequence of bits; wherein the memory controller is arranged to determine a timing shift of a data transfer from the memory to the memory controller based on the oversampled calibration data pattern. |
地址 |
Austin TX US |