主权项 |
1. An integrated circuit comprising N adjacent patterns, all identical, corresponding to N adjacent identical partial circuits of rank i=1 to i=N in the order of geographical succession of the partial circuits, each partial circuit comprising a main conducting line connected in cascade to the main conducting lines of the partial circuits of immediately preceding and immediately following rank, so as to allow the transmission in cascade of a master signal received on the partial circuit of rank 1, each main line introducing a propagation delay of duration T between an input of the main line and an output of the main line linked to a main line input of the circuit of immediately following rank, the integrated circuit comprising in each partial circuit of rank i:
a compensation conducting line with N successive outputs of rank i=1 to N, linked to the main line and establishing a propagation delay of duration T between the successive outputs, a multiplexer with N inputs linked respectively to each of the N outputs of the compensation conducting line, and control lines of the multiplexer, which are designed to select the multiplexer's input of rank i, linked to the output of rank N−i+1 from among the N outputs of the compensation conducting line,the output of the multiplexer of the partial circuit of rank i thus providing a local signal for this partial circuit. |