Address synchronous circuit capable of reducing current consumption in DRAM

摘要

An address synchronous circuit includes an address control signal generating unit for generating a control signal in response to operation mode signals of a semiconductor memory and an internal clock signal, and an address synchronous unit for controlling output of an address which is buffered in accordance with a clock enable signal, in response to the control signal.