Parity error checking and compare using shared logic circuitry in a ternary content addressable memory

摘要

Methods and apparatus for performing, using smaller, more efficient shared logic circuitry, the parity checking function and the compare function in a mutually exclusive manner in different cycles of a ternary content addressable memory are disclosed.