发明名称 Methods and apparatus for improved phase linearity in a multi-phase based clock/timing recovery system
摘要 Methods and apparatus are provided for improved phase linearity in a multi-phase based clock/timing recovery system. Averaging and interpolation techniques improve phase linearity in a multi-phase clock system. A multi-phase output clock is generated in accordance with one aspect of the invention by generating a plurality of clocks each having a substantially similar frequency and a different phase; applying each of the plurality of clocks to at least one corresponding amplifier such as a differential pair circuit; and summing an output of the corresponding amplifiers to generate the multi-phase output clock. A multiple-stage averaging operation can provide further linearity improvements.
申请公布号 US7808329(B2) 申请公布日期 2010.10.05
申请号 US20080187701 申请日期 2008.08.07
申请人 AGERE SYSTEMS INC. 发明人 AZADET KAMERAN;YANG FUJI
分类号 H03K3/03;H03B27/00 主分类号 H03K3/03
代理机构 代理人
主权项
地址