发明名称 |
METHOD AND DEVICE FOR WRITE ABORT PROTECTION |
摘要 |
A data storage device includes a non-volatile memory that includes a three-dimensional (3D) memory. A method includes receiving first data and second data from a host device. A first error-correcting code (ECC) codeword associated with the first data is written to a first word line of the non-volatile memory, and a second ECC codeword associated with the second data is written to a second word line of the non-volatile memory. The first ECC codeword includes a first bit and a second bit, and the second ECC codeword includes a third bit and a fourth bit. The method further includes writing parity information to a parity storage portion of the non-volatile memory that is distinct from the first word line and from the second word line. The parity information includes a parity bit that is based on the first bit, the second bit, the third bit, and the fourth bit. |
申请公布号 |
US2015089325(A1) |
申请公布日期 |
2015.03.26 |
申请号 |
US201414288604 |
申请日期 |
2014.05.28 |
申请人 |
SANDISK TECHNOLOGIES INC. |
发明人 |
CHANDRASEKHAR UDAY;HUANG JIANMIN;SPROUSE STEVEN;YANG NIAN NILES;HU XINDE |
分类号 |
G06F11/10;G11C29/00 |
主分类号 |
G06F11/10 |
代理机构 |
|
代理人 |
|
主权项 |
1. A method comprising:
in a data storage device including a non-volatile memory including a three-dimensional (3D) memory and a controller associated with operation of memory cells of the 3D memory, performing by the controller:
receiving first data and second data from a host device;writing a first error-correcting code (ECC) codeword associated with the first data to a first word line of the non-volatile memory, wherein the first ECC codeword includes a first bit and a second bit;writing a second ECC codeword associated with the second data to a second word line of the non-volatile memory, wherein the second ECC codeword includes a third bit and a fourth bit; andwriting parity information to a parity storage portion of the non-volatile memory that is distinct from the first word line and from the second word line,wherein the parity information includes a parity bit that is based on the first bit, the second bit, the third bit, and the fourth bit. |
地址 |
Plano TX US |