STRAINED TRANSISTOR STRUCTURE

摘要

A strain enhanced transistor is provided having a strain inducing layer overlying a gate electrode. The gate electrode has sloped sidewalls over the channel region of the transistor.