发明名称 Stacked semiconductor package and method of manufacturing the same
摘要 The present invention provides a method for manufacturing a semiconductor package comprising through wiring which is precise and has a low defect rate in the manufacturing process. The method for manufacturing the semiconductor package, according to one embodiment of the present invention, comprises the steps of: preparing a conductive member; removing one portion of the conductive member to form a flat portion and a protruding portion, which protrudes from the flat portion; forming a sealing member for sealing the conductive member; removing a portion of the sealing member to expose the protruding portion of the conductive member through the sealing member, and forming the through wiring; forming on the through wiring a rewiring pattern layer which is electrically connected to the through wiring; mounting a semiconductor chip on the rewiring pattern layer; and forming an external connection member which is electrically connected to the through wiring.
申请公布号 KR101323925(B1) 申请公布日期 2013.10.31
申请号 KR20120033167 申请日期 2012.03.30
申请人 发明人
分类号 H01L23/12;H01L23/48 主分类号 H01L23/12
代理机构 代理人
主权项
地址