VLIW processor with execution units executing instructions from instruction queues and accessing data queues to read and write operands

摘要

A processor may include a plurality of processing units for processing instructions, where each processing unit is associated with a discrete instruction queue. Data is read from a data queue selected by each instruction, and a sequencer manages distribution of instructions to the plurality of discrete instruction queues.