发明名称 DATA FLOW GRAPH PROCESSING DEVICE
摘要 <P>PROBLEM TO BE SOLVED: To achieve rapid generation of DFGs (data flow graphs) corresponding to access to a memory. <P>SOLUTION: A DFG processing part comprises: a DFG dividing part for generating multiple sub-DFGs by dividing an original DFG that is not corresponding to access to a data memory part; and a DFG combining part for generating a combined DFG corresponding to access to the data memory part by appropriately arranging and combining multiple DFGs. The DFG dividing part divides the original DFG so that a frequency of access to the data memory part in each level of each sub-DFG is less than the maximum frequency of access to the data memory part that is allowed in a reconfigurable device. <P>COPYRIGHT: (C)2012,JPO&INPIT
申请公布号 JP2012068801(A) 申请公布日期 2012.04.05
申请号 JP20100212016 申请日期 2010.09.22
申请人 SANYO ELECTRIC CO LTD 发明人 KOSONE MAKOTO
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址