发明名称 |
Receiver, interleaving and deinterleaving circuit and method |
摘要 |
A framer circuit is provided with a FAS search block (901) being configured for performing two searches, a first search (941) for a first part of a sequence of framing bits, and a second search (942) for a second part of said sequence of framing bits, said first and second parts together forming said sequence of framing bits. The framer circuit may comprise a framer supervision block (902) configured to provide a shift signal on a shift interface (310), wherein the FAS search block (901) may be configured to provide information to the framer supervision block (902) about the position of the FAS. |
申请公布号 |
EP2437398(A2) |
申请公布日期 |
2012.04.04 |
申请号 |
EP20110008793 |
申请日期 |
2008.10.10 |
申请人 |
CISCO TECHNOLOGY, INC. |
发明人 |
DANNINGER, MARKUS;KUPFER, THEODOR;PRESSLEIN, PAUL |
分类号 |
H03M13/15;H03M13/27;H03M13/29;H04L1/00 |
主分类号 |
H03M13/15 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|