发明名称 System and method for a semiconductor lithographic process control using statistical information in defect identification
摘要 A system and method is described for evaluating a wafer fabrication process for forming patterns on a wafer based upon data. Multiple inspection regions are defined on the wafer for analysis. For each inspection region, images of patterns within the inspection region are captured, edges are detected, and lines are registered to lines of a reference pattern automatically generated from the design data. Line widths are determined from the edges. Measured line widths are analyzed to provide statistics and feedback information regarding the fabrication process. In particular embodiments defects are identified as where measured line widths lie outside boundaries determined from the statistics. In particular embodiments, lines of different drawn width and/or orientation are grouped and analyzed separately. Measured line widths may also be grouped for analysis according to geometry such as shape or proximity to other shapes in the inspection region to provide feedback for optical proximity correction rules.
申请公布号 US8150140(B2) 申请公布日期 2012.04.03
申请号 US20100725141 申请日期 2010.03.16
申请人 KITAMURA TADASHI;ISHIKAWA AKIO;NGR INC. 发明人 KITAMURA TADASHI;ISHIKAWA AKIO
分类号 G06K9/00 主分类号 G06K9/00
代理机构 代理人
主权项
地址