CIRCUIT, CONTROL SYSTEM, CONTROL METHOD, AND PROGRAM

摘要

PROBLEM TO BE SOLVED: To provide a circuit capable of attaining high-speed frequency follow-up performance while satisfying jitter/wander suppression performance.

SOLUTION: The circuit detects and analyses a jitter/wander component and a frequency sudden change state based on phase comparison data of a PLL part 100 that reproduces a clock of an SDH (Synchronous Digital Hierarchy) signal and an Ethernet signal from an OTN (Optical Transport Network) signal, and controls a loop gain of the PLL part 100 based on the result.

COPYRIGHT: (C)2012,JPO&INPIT