发明名称 HTO OFFSET AND BL TRENCH PROCESS FOR MEMORY DEVICE TO IMPROVE DEVICE PERFORMANCE
摘要 Memory devices having an increased effective channel length and/or improved TPD characteristics, and methods of making the memory devices are provided. The memory devices contain two or more memory cells on a semiconductor substrate and bit line dielectrics between the memory cells. The bit line dielectrics can extend into the semiconductor. The memory cell contains a charge trapping dielectric stack, a poly gate, a pair of pocket implant regions, and a pair of bit lines. The bit line can be formed by an implant process at a higher energy level and/or a higher concentration of dopants without suffering device short channel roll off issues because spacers at bit line sidewalls constrain the implant in narrower implant regions.
申请公布号 US2011169069(A1) 申请公布日期 2011.07.14
申请号 US201113069710 申请日期 2011.03.23
申请人 SPANSION, LLC 发明人 CHENG NING;WU HUAQIANG;KINOSHITA HIRO;CHOI JIHWAN
分类号 H01L29/792 主分类号 H01L29/792
代理机构 代理人
主权项
地址