发明名称 SONOS memory device with optimized shallow trench isolation
摘要 Method of manufacturing a non-volatile memory device on a semiconductor substrate in a memory area, said non-volatile memory device comprising a cell stack of a first semiconductor layer, a charge trapping layer and an electrically conductive layer, the charge trapping layer being the intermediate layer between the first semiconductor layer and the electrically conductive layer, the charge trapping layer comprising at least a first insulating layer; the method comprising:—providing the substrate having the first semiconductor layer;—depositing the charge trapping layer;—depositing the electrically conductive layer;—patterning the cell stack to form at least two non-volatile memory cells, and—creating a shallow trench isolation in between said at least two non-volatile memory cells.
申请公布号 US7923363(B2) 申请公布日期 2011.04.12
申请号 US20050575302 申请日期 2005.09.13
申请人 NXP B.V. 发明人 GOARIN PIERRE;VAN SCHAIJK ROBERTUS THEODORUS FRANSISCUS
分类号 H01L21/3205 主分类号 H01L21/3205
代理机构 代理人
主权项
地址
您可能感兴趣的专利