发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 <p><P>PROBLEM TO BE SOLVED: To provide an LSI for suppressing an increase in layout area caused by a word line keeper circuit added so as to reduce power consumption during stand-by by executing power supply separation between a memory cell array part and a peripheral circuit part. <P>SOLUTION: A word line keeper circuit 13 added so as to reduce power consumption during stand-by by executing power supply separation between the memory cell array part 10 of SRAM Macro and a peripheral circuit part, is formed by commonly using a dummy element in the dummy element area 14 of the memory cell array part. <P>COPYRIGHT: (C)2010,JPO&INPIT</p>
申请公布号 JP2010140563(A) 申请公布日期 2010.06.24
申请号 JP20080317000 申请日期 2008.12.12
申请人 TOSHIBA CORP 发明人 DOSAKA TOSHIAKI;FUKUDA JUICHI
分类号 G11C11/413;G11C11/41 主分类号 G11C11/413
代理机构 代理人
主权项
地址