发明名称 SEMICONDUCTOR DEVICE AND POWER COMPENSATION METHOD
摘要 <p><P>PROBLEM TO BE SOLVED: To suppress power variation accompanying fast operation of a logic circuit. <P>SOLUTION: A semiconductor device includes: a capacitor which is supplied with a first inter-line voltage between a first line and a second line and with a second inter-line voltage higher than the first inter-line voltage between the first line and a third line, and which has a first capacitance value provided between the third line and first line; a current limiting element which is arranged between the capacitor and third line to limit a current flowing into the capacitor from the third line; a first switch element connected between the second line and the capacitor; and a voltage detector controlling the first switch element according to the first inter-line voltage. <P>COPYRIGHT: (C)2009,JPO&INPIT</p>
申请公布号 JP2009064921(A) 申请公布日期 2009.03.26
申请号 JP20070230712 申请日期 2007.09.05
申请人 FUJITSU LTD 发明人 SATO TOMIO
分类号 H01L21/822;H01L27/04;H03K19/00 主分类号 H01L21/822
代理机构 代理人
主权项
地址