| 摘要 |
An exemplary common centroid layout design system receives various inputs about an integrated circuit (IC) design Based on such inputs, the system calculates a common centroid unit, which represents an array of segments of each device in the IC design The number of segments for each device within the common centroid unit is selected based on the respective sizes of the devices The common centroid unit is then tiled to automatically define the complete layout for the IC object The system selects an algorithm for tiling the common centroid unit based on the size of such unit such that, upon completion of the tiling process, all of the devices have a common centroid Using the common centroid layout design, the IC object can be manufactured that is more immune to linear process gradients and more resistant to non-linear gradients. |
