| 摘要 |
A clock distribution circuit according to an exemplary aspect of the present invention comprises a drive power boost signal generator which generates and outputs a drive power boost signal, and a CML circuit which outputs a first signal combined by a second signal when the drive power boost signal indicates active state and outputs the first signal when the drive power boost signal indicates an inactive state.
|
