发明名称 Transistor structure with dual trench for optimized stress effect and method therefor
摘要 A method for forming a portion of a semiconductor device structure comprises providing a semiconductor-on-insulator substrate having a semiconductor active layer, an insulation layer, and a semiconductor substrate. A first isolation trench is formed within the semiconductor active layer and a stressor material is deposited on a bottom of the first trench, wherein the stressor material includes a dual-use film. A second isolation trench is formed within the semiconductor active layer, wherein the second isolation trench is absent of the stressor material on a bottom of the second trench. The presence and absence of stressor material in the first and second isolation trenches, respectively, provides differential stress: (i) on one or more of N-type or P-type devices of the semiconductor device structure, (ii) for one or more of width direction or channel direction orientations, and (iii) to customize stress benefits of one or more of a <100> or <110> semiconductor-on-insulator substrate.
申请公布号 US2006091461(A1) 申请公布日期 2006.05.04
申请号 US20040977266 申请日期 2004.10.29
申请人 CHEN JIAN;TURNER MICHAEL D;VASEK JAMES E 发明人 CHEN JIAN;TURNER MICHAEL D.;VASEK JAMES E.
分类号 H01L27/12;H01L21/84 主分类号 H01L27/12
代理机构 代理人
主权项
地址