摘要 |
A memory device using a nano tube cell comprises a plurality of nano tube sub cell arrays each having a hierarchical bit line structure including a main bit line and a sub bit line. In the memory device, a nano tube cell array comprising a capacitor and a PNPN nano tube switch which does not require an additional gate control signal is located between a word line and the sub bit line, so that a cross point cell array is embodied to reduce the whole chip size.
|