发明名称 High level synthesis method and high level synthesis apparatus
摘要 <p>First of all, the number of referencing of a variable described in a behavior level circuit is calculated (S1). Next, a bit width of the variable is extracted (S2), and a plurality of memories capable of data transferring of the extracted bit width are selected. Next, a sum of a frequency of memory access for each of the selected plurality of memories when the variable is allocated thereto is calculated based on the number of referencing and the bit width of the variable. After that, as a target for allocating the variable, a memory that minimizes the calculated sum of the frequency of the memory access is selected (S6).</p>
申请公布号 EP1538541(A2) 申请公布日期 2005.06.08
申请号 EP20040257551 申请日期 2004.12.03
申请人 PANASONIC CORPORATION 发明人 HATTORI, DAI;OGAWA, OSAMU;KUROKAWA, KEIICHI
分类号 G06F17/50;(IPC1-7):G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址