发明名称 Method of manufacturing multi-level contacts by sizing of contact sizes in integrated circuits
摘要 A method [600] for forming an integrated circuit includes etching a first opening [228] [338] [402] to a first depth in a dielectric material [322] over a semiconductor device [317] on a first semiconductor substrate [202] and etching a second opening [230] [340] [404] to a second depth in the dielectric material [322] over the first semiconductor substrate [202]. The first and second openings [228] [338] [402] [230] [340] [404] are differently sized to respectively etch to the first and second depths in about the same time due to etch lag. The first and second openings [228] [338] [402] [230] [340] [404] are filled with conductive material.
申请公布号 AU2003300121(A1) 申请公布日期 2005.02.15
申请号 AU20030300121 申请日期 2003.12.30
申请人 ADVANCED MICRO DEVICES, INC. 发明人 MASSUD AMINPUR;KAY HELLIG
分类号 G11C8/08;H01L21/768;H01L23/522;(IPC1-7):H01L21/768 主分类号 G11C8/08
代理机构 代理人
主权项
地址