发明名称 Stress balanced semiconductor packages, method of fabrication and modified mold segment
摘要 Stress balanced semiconductor device packages, a method of forming, and a method of modifying a mold segment for use in the method. A semiconductor die is attached to one side of a substrate having discrete conductive elements such as a ball grid array (BGA) on the opposing side thereof. An envelope of encapsulant material is disposed over the semiconductor die on one side of the substrate while a stress balancing structure comprising at least one stem member and at least one transversely extending branch member formed of encapsulant material is disposed over the opposing side of the substrate in an arrangement which does not interfere with the discrete conductive elements. The envelope and the stress balancing structure may be simultaneously formed.
申请公布号 US2005018515(A1) 申请公布日期 2005.01.27
申请号 US20040921650 申请日期 2004.08.18
申请人 THURGOOD BLAINE J. 发明人 THURGOOD BLAINE J.
分类号 G11C7/00;H01L21/56;H01L23/00;H01L23/31;(IPC1-7):G11C7/00 主分类号 G11C7/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利