| 摘要 |
A key based locking system for guarding against improper or invalid access to internal registers of a core. Two key values are held in at least one lock register and sequential writes of the first and second keys within a predetermined period are required to unlock access to a protected register. Access to the protected register may then be permitted for the rest of the clock cycle, or alternatively may be permitted until a lock command is received.
|
