首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Mechanism and method for enabling two graphics controllers to each execute a portion of single block transform (BLT) in parallel
摘要
申请公布号
GB2384151(A)
申请公布日期
2003.07.16
申请号
GB20030006045
申请日期
2001.09.20
申请人
* INTEL CORPORATION
发明人
BRIAN * LANGENDORF
分类号
G06T1/20;G06T15/00;G09G5/36;G09G5/37;G09G5/393;(IPC1-7):G06T1/20
主分类号
G06T1/20
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Radialkolbenpumpe mit Hubring
Einrichtung zum Speichern von Flaschen
Verfahrenskassette und elektrophotographischer Apparat
FERNAUSLÖSER FÜR EINE SCHALTVORRICHTUNG
RESONANT INVERTER
CARTONS WITH DISPENSING FEATURES
SELF TESTING GROUND FAULT CIRCUIT INTERRUPTER (GFCI) WITH END OF LIFE (EOL) DETECTION THAT REJECTS FALSE EOL INFORMATION
Elektrische Verbindungsvorrichtung
A HEMANGIOMA CLIP WITH A BIOLOGICAL MEMBRANE
METHOD FOR ALARMING VIBRATION OR NOISE IN HOME SERVER
PERPENDICULAR MAGNETIC RECORDING HEAD
A LIQUID DROPLET EJECTING HEAD, A WRITING INSTRUMENT COMPRISING SUCH A HEAD, AND A METHOD OF EJECTING LIQUID DROPLETS FROM SAME
BELAYER/DESCENDER SAFETY DEVICE
An electrode and a method for forming an electrode
System and associated method for facilitating push-to-talk communications
Operational lamp
ESD PROTECTION CIRCUIT OF SILICON CONTROLLED RECTIFIER STRUCTURE CAPABLE OF OPERATING AT LOW TRIGGERING VOLTAGE
MANAGEMENT OF STORAGE RESOURCE DEVICES
Method for verifying successful programming non-volatile memory device
CHRGE TRAP TYPE NONVOLATILE SEMICONDUCTOR MEMORY DEVICE HAVING THREE-LEVEL MEMORY CELLS AND OPERATING METHOD THEREFOR