发明名称 |
INSULATED GATE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE |
摘要 |
PURPOSE: To maintain the high withstand voltage of a device by forming a third semiconductor layer that is deeper than the second semiconductor layer at direct under gate wiring. CONSTITUTION: A p semiconductor layer 13 is foamed being connected to and surrounding a p base layer 4 that is formed on a cell region CR in which gate electrodes 10 are arranged. An emitter electrode 11 is connected to the upper surface of the side diffusion region SD of the p semiconductor layer 13 and to the upper surface of a margin region MR that is adjacent to the side diffusion region SD through a contact hole CH. An n¬+ layer 5 is not formed in these regions. Most of avalanche holes H that are generated around the side diffusion region SD when high voltage is applied to it go through the side diffusion region SD and a part of it go through the margin region MR and then are exhausted to the emitter electrode 11. As there exists no n¬+ emitter layer 5 in these route, no parasitic bipolar transistor is conducted by the passage of holes H. As the result of it, reverse biased safely operating region characteristic is improved.
|
申请公布号 |
KR100392716(B1) |
申请公布日期 |
2003.07.14 |
申请号 |
KR20020013192 |
申请日期 |
2002.03.12 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
TAKAHASHI HIDEKI |
分类号 |
H01L29/78;H01L21/336;H01L29/06;H01L29/10;H01L29/739;(IPC1-7):H01L21/336 |
主分类号 |
H01L29/78 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|