发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT TEST DEVICE AND METHOD
摘要 PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit test device and method, capable of improving the efficiency of a test. SOLUTION: In this semiconductor integrated circuit test device having a test station 21 and a test station 31, when the test station 31 is in the standby state of being ready for testing during testing of the test station 21, testing of the test station 21 is forcibly ended, and then testing at the test station 21 and the test station 31 is simultaneously started. COPYRIGHT: (C)2003,JPO
申请公布号 JP2003167029(A) 申请公布日期 2003.06.13
申请号 JP20010365230 申请日期 2001.11.29
申请人 ANDO ELECTRIC CO LTD 发明人 KANEKO MASASHI
分类号 G01R31/26;G01R31/28;(IPC1-7):G01R31/28 主分类号 G01R31/26
代理机构 代理人
主权项
地址