发明名称 Storage circuit with layered structure element
摘要 The present invention provides a circuit, in which a device typified by a PLED element is built into a flip-flop. In this case, a storage node of the device is low leakage. According to the present invention, it is possible to realize a SRAM that has nonvolatility while achieving high-speed operation. It is also possible to realize a flip-flop having the same characteristics. An example of a typical mode of the present invention is a storage circuit characterized by the following: a storage element is a device incorporating: a first path for a carrier; a first mode for storing a charge that generates an electric field where conductivity of the first path is changed; and a barrier structure through which a second carrier moves in response to given voltage so that the second carrier is stored in the first node; and the storage circuit includes a second node, to which information stored in the first node is outputted steadily in a state in which power is supplied. The flip-flop and the SRAM are realized using such a basic circuit.
申请公布号 US6473333(B1) 申请公布日期 2002.10.29
申请号 US20010986946 申请日期 2001.11.13
申请人 HITACHI, LTD. 发明人 TACHIBANA SUGURU;SASAKI KATSURO;ITOH KIYOO;ISHII TOMOYUKI
分类号 G11C11/22;G11C11/412;G11C14/00;(IPC1-7):G11C11/40 主分类号 G11C11/22
代理机构 代理人
主权项
地址