发明名称 Method to form shallow trench isolations with rounded corners and reduced trench oxide recess
摘要 A method of fabricating shallow trench isolations has been achieved. A semiconductor substrate is provided. A pad oxide layer is grown overlying the semiconductor substrate. A silicon nitride layer is deposited. The silicon nitride layer and the pad oxide layer are patterned to form a hard mask. The openings in the hard mask correspond to planned trenches in the semiconductor substrate. A silicon dioxide layer is deposited overlying the silicon nitride layer and the semiconductor substrate. The silicon dioxide layer is anisotropically etched to form sidewall spacers on the inside of the openings of the hard mask. The semiconductor substrate is etched to form the trenches. The sidewall spacers are etched away. The semiconductor substrate is sputter etched to round the corners of the trenches. An oxide trench lining layer is grown overlying the semiconductor substrate. A trench fill layer is deposited overlying the silicon nitride layer and filling the trenches. The trench fill layer is polished down to the top surface of the silicon nitride layer. The silicon nitride layer is etched away. The trench fill layer and the pad oxide layer are polished down to the top surface of the semiconductor substrate to complete the shallow trench isolation, and the integrated circuit device is completed.
申请公布号 US6228727(B1) 申请公布日期 2001.05.08
申请号 US19990405061 申请日期 1999.09.27
申请人 CHARTERED SEMICONDUCTOR MANUFACTURING, LTD. 发明人 LIM CHONG WEE;SIAH SOH YUN;LIM ENG HUA;LEE KONG-HEAN;LOW CHUN HUI
分类号 H01L21/308;H01L21/3105;H01L21/316;H01L21/32;H01L21/762;(IPC1-7):H01L21/336 主分类号 H01L21/308
代理机构 代理人
主权项
地址