发明名称 |
Method and circuit for minimizing glitches in phase locked loops |
摘要 |
<p>An input terminal (EXT) is connected to an input of a phase detector (8). A charge pump generator (9), filter (10) and voltage controlled oscillator (11) are connected downstream. A frequency divider (12) feedback is connected between an output of the oscillator and the second input of the detector. A compensation circuit (13), including a storage element controlled by a generator signal, is connected between the generator and the filter absorbing some of the charge. An independent claim is included for a method for minimising the generation of glitches in phase locked loops.</p> |
申请公布号 |
EP1047196(A1) |
申请公布日期 |
2000.10.25 |
申请号 |
EP19990830234 |
申请日期 |
1999.04.21 |
申请人 |
STMICROELECTRONICS S.R.L. |
发明人 |
MAGAZZU', ANTONIO;MARLETTA, BENEDETTO MARCO;GRAMEGNA, GIUSEPPE;D'AQUILA, ALESSANDRO |
分类号 |
H03K17/16;H03L7/089;H03L7/183;(IPC1-7):H03L7/089 |
主分类号 |
H03K17/16 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|