发明名称 Method for etching sloped contact openings in polysilicon
摘要 Disclosed is a vertically oriented capacitor structure, which is of particular usefulness in MOS DRAM memory modules. The structure has upper and lower polysilicon capacitor plates separated by a dielectric layer, each of the plates and dielectric layers sloping at an angle with of about 80-85 degrees with respect to an underlying silicon substrate. As such, the novel capacitor is formed in a sloped contact opening. The contact area of electrical connection of the lower capacitor plate with an underlying active region has a sufficiently small horizontal cross-section that the contact area will not extend laterally beyond the active region and leakage will not occur. A method for forming the contact opening is disclosed and comprises first, the formation of an active region, preferably located between two insulating bird's beak regions, and covering the active area with a thin layer of oxide etch barrier material. A polysilicon layer is then formed above the oxide etch barrier. The etch is subsequently performed with the use of a diatomic chlorine etchant. Four embodiments are disclosed as variations on the step of etching the polysilicon with the diatomic chlorine etch chemistry.
申请公布号 US5652170(A) 申请公布日期 1997.07.29
申请号 US19960589622 申请日期 1996.01.22
申请人 MICRON TECHNOLOGY, INC. 发明人 KELLER, DAVID J.;LIU, LOUIE;BROWN, KRIS K.
分类号 H01L21/02;H01L21/3213;H01L21/8242;(IPC1-7):H01L21/70 主分类号 H01L21/02
代理机构 代理人
主权项
地址