发明名称 Output circuit
摘要 <p>An output circuit serving as an interface between an LSI and an external LSI, even though the power voltage of the external LSI is not less than the withstand voltage of the gate oxide layer of each of the MOS transistors forming the output circuit, can supply, from the output unit thereof, a signal of which amplitude is equal to the power voltage of the external LSI without a voltage not less than the withstand voltage above-mentioned applied to the gate oxide layer of each of the MOS transistors. A pull-up circuit for pulling up the potential of the output unit comprises first and second PMOSs being connected in series between the power of the external LSI and the output unit, the first PMOS receiving a pull-up control signal at the gate thereof. A pull-down circuit for pulling down the potential of the output unit comprises first and second NMOSs being connected in series between the output unit and the ground, the first NMOS receiving a pull-down control signal Sd at the gate thereof. A voltage conversion circuit is arranged such that, when pulling up the potential of the output unit, there is supplied the pull-up control signal having such a potential with which the first PMOS is turned on and with which a voltage not less than the withstand voltage of the gate oxide layer is not applied to the gate oxide layer. &lt;IMAGE&gt;</p>
申请公布号 EP0765035(A2) 申请公布日期 1997.03.26
申请号 EP19960115058 申请日期 1996.09.19
申请人 MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. 发明人 YOSHIZAKI, SHOICHI;YUKI, HISANORI
分类号 H03K19/003;H03K19/0185;(IPC1-7):H03K19/003;H03K19/018 主分类号 H03K19/003
代理机构 代理人
主权项
地址