发明名称 Pipelined video encoder architecture
摘要 A system and method is provided for encoding data wherein contiguous data values represent a video image. Three contiguous data values are applied to a loop filter to provide digital filtering of the data values. A frame differencing device performs a subtraction operation upon one of the three contiguous data values simultaneously with the performance of a filtering operation upon another one of the three contiguous data values. Additionally, a discrete cosine transform device performs transform operations upon the third contiguous data value simultaneously with the performance of the digital filtering and the frame differencing operation upon the other two contiguous data values. Because the loop filter is a multipass device the frame differencing device and the discrete cosine transform device must wait while some filtering operations are performed. As soon as one of the contiguous values is applied to the output of the digital filtering device it is operated upon by the frame differencing device. When the frame differencing device is done with this value the discrete cosine transform device begins operating upon the output of the frame differencing device and the frame differencing device operates on the next contiguous data value from the loop filter. A discrete cosine transform system is provided for performing discrete cosine transforms on matrices of input video data.
申请公布号 US5592399(A) 申请公布日期 1997.01.07
申请号 US19930068136 申请日期 1993.05.26
申请人 INTEL CORPORATION 发明人 KEITH, MICHAEL;BUI, TUAN;HARNEY, KEVIN;KELLY, MICHAEL
分类号 G06T9/00;(IPC1-7):G06F17/00 主分类号 G06T9/00
代理机构 代理人
主权项
地址