发明名称 RESETTING DEVICE
摘要 <p>PURPOSE: To execute a resetting operation in spite of a resetting inhibition period or not. CONSTITUTION: A resetting signal generation circuit 271 is provided with a function for resetting CPU when a resetting request is generated. An RS flip flop circuit 272 and an OR circuit 273 are provided with functions for inhibiting the resetting of CPU when the inhibition request of resetting is generated. An RS flip flop circuit 274, an AND circuit 275 and the OR circuit 273 are provided with functions for holding the resetting request until the inhibition of resetting is released and outputting the resetting request which is held when the inhibition of resetting is released.</p>
申请公布号 JPH08286784(A) 申请公布日期 1996.11.01
申请号 JP19950083727 申请日期 1995.04.10
申请人 OKI ELECTRIC IND CO LTD 发明人 TSUJIKADO MITSUO
分类号 G06F1/24;(IPC1-7):G06F1/24 主分类号 G06F1/24
代理机构 代理人
主权项
地址