发明名称 Apparatus and method of handling race conditions in mesi-based multiprocessor system with private caches
摘要 In a computer system having a plurality of processors with internal caches, a method for handling race conditions arising when multiple processors simultaneously write to a particular cache line. Initially, a determination is made as to whether the cache line is in an exclusive, modified, invalid, or shared state. If the cache line is in either the exclusive or modified state, the cache line is written to and then set to the modified state. If the cache line is in the invalid state, a Bus-Read-Invalidate operation is performed. However, if the cache line is in the shared state and multiple processors initiate Bus-Write-Invalidate operations, the invalidation request belonging to the first processor is allowed to complete. Thereupon, the cache line is sent to the exclusive state, data is updated, and the cache line is set to the modified state. The second processor receives a second cache line, updates this second cache line, and sets the second cache line to the modified state.
申请公布号 US5551005(A) 申请公布日期 1996.08.27
申请号 US19940201854 申请日期 1994.02.25
申请人 INTEL CORPORATION 发明人 SARANGDHAR, NITIN V.;WANG, WEN-HANN;FISCH, MATTHEW
分类号 G06F12/08;(IPC1-7):G06F12/08 主分类号 G06F12/08
代理机构 代理人
主权项
地址
您可能感兴趣的专利