发明名称 Method for fabricating non-volatile semiconductor memory device having two-layered gate structure transistor
摘要 A method is for fabricating a non-volatile semiconductor memory device with a two-layered gate electrode structure having a control gate electrode and a floating gate electrode. A first insulating film, a first amorphous silicon film, a first gate insulating film, a first polycrystalline silicon film, a second gate insulating film, and a second polycrystalline film are sequentially formed on a semiconductor substrate. Then, using a patterning mask, predetermined regions of the second polycrystalline silicon film, the second gate insulating film, the first polycrystalline silicon film, the first gate insulating film, and the first amorphous silicon film are sequentially and selectively removed, so that only element isolation regions are exposed. Thereafter, after the formation of a control gate electrode, etc., a drain region and a source region are formed on the first amorphous silicon film. In this way, the floating gate electrode and the element isolation region are self-aligned and it is possible to achieve a high density integration of memory cells. Also, there is no leakage current since no diffusion layers are formed on the semiconductor substrate.
申请公布号 US5432110(A) 申请公布日期 1995.07.11
申请号 US19930005567 申请日期 1993.01.19
申请人 NEC CORPORATION 发明人 INOUE, TATSURO
分类号 H01L21/8247;H01L21/84;H01L27/115;H01L27/12;H01L29/788;H01L29/792;(IPC1-7):H01L21/824 主分类号 H01L21/8247
代理机构 代理人
主权项
地址