发明名称 |
CLOCK PHASE DETECTOR. |
摘要 |
The invention relates to a clock phase detector for synchronous data transmission in the receiver of a data transmission system in which, in order to obtain a clock phase criterion from the received signal, two neighbouring main scanning values per symbol duration T and another intermediate scanning value midway between the two are formed. The pattern-dependent jitter is to be eliminated from such a clock phase detector. This is achieved by the invention by a modification to the Gardner process which eliminates the effects of neighbouring symbol interference on the clock phase criterion and thus reduces natural jitter. |
申请公布号 |
EP0647376(A1) |
申请公布日期 |
1995.04.12 |
申请号 |
EP19930912554 |
申请日期 |
1993.06.03 |
申请人 |
SIEMENS AKTIENGESELLSCHAFT |
发明人 |
LANKL, BERTHOLD;SEBALD, GEORG |
分类号 |
H04L27/22;H04L7/00;H04L7/02;H04L7/033;(IPC1-7):H04B15/00 |
主分类号 |
H04L27/22 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|