发明名称 |
REDUCTION IN POWER RAIL PERTURBATION AND IN THE EFFECT THEREOF ON INTEGRATED CIRCUIT PERFORMANCE |
摘要 |
To reduce the effect of on-chip power rail perturbation on integrated circuit performance, a lead configuration is provided having two or more leads originating at a single terminal, e.g. a pin. While merged near the pin in a common segment, the leads connect on the integrated circuit chip to respective isolated internal rails of the same type serving respective device stages. Preferably, the inductance of the common segment is minimized. In accordance with the invention, an octal registered transceiver is provided with isolated Vcc and ground rails for the latch and output buffers. The lead configuration described above is used for both Vcc and ground. Several circuits are improved to optimize performance of the device, including a DC Miller killer circuit. Also in accordance with the invention, the paddle of a PDIP leadframe is supported by tiebars that extend to the dambars at the sides of the leadframe. An additional lead is obtained from a conductive element originating near the paddle and supported by one of the two lead frame rails. |
申请公布号 |
CA1320994(C) |
申请公布日期 |
1993.08.03 |
申请号 |
CA19870540803 |
申请日期 |
1987.06.29 |
申请人 |
FAIRCHILD SEMICONDUCTOR CORPORATION |
发明人 |
FRASER, DANA;MENTZER, RAY A.;GRAY, JERRY;HANNINGTON, GEOFF;KEOWN, SUSAN M.;MATHIEU, GAETAN L. |
分类号 |
H01L23/495;H01L23/50;H01L23/64;H03K19/003 |
主分类号 |
H01L23/495 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|