发明名称 PROGRAMMABLE LOGIC ARRAY
摘要 PURPOSE:To use plural logic circuits selectively with momentary switching by setting an external program number so as to set and change the logic content comprising an n-bit data corresponding to an address. CONSTITUTION:A signal inputted from an input terminal 1A is outputted to input lines 6A, 6A via an input buffer 3A. Moreover, a semiconductor switching element 6 is connected between an input line 6 and an output line 7 and only when the switching element 5 is turned on, the information from the input line 6 is delivered to the output line 7 and outputted to the output terminal 2 via an output buffer 4. An output 9 of a memory circuit 10 is connected to the semiconductor switching element 5 placed at each cross point corresponding thereto and the ON/OFF of the cross point is set depending on the content of the memory circuit 10. The address of the memory circuit 10 is set by an address selector to realize an object logic content momentarily.
申请公布号 JPH0230217(A) 申请公布日期 1990.01.31
申请号 JP19880180959 申请日期 1988.07.20
申请人 FUJITSU LTD 发明人 TOKUHIRO NORIYUKI
分类号 G06F7/00;H03K19/177 主分类号 G06F7/00
代理机构 代理人
主权项
地址