发明名称 TTL compatible CMOS input buffer having a predetermined threshold voltage and method of designing same
摘要 A TTL to CMOS static input buffer, and method for making same, having a first transistor (32) of a first conductivity type, having a control terminal responsive to a TTL input signal, a first output terminal coupled to a first voltage supply (Vdd) and a second output terminal; a second transistor (31) of a second conductivity type, having a predetermined threshold voltage, a predetermined width-to-length ratio, a control terminal responsive to the TTL input signal, a first output terminal coupled to an output node and a second output terminal coupled to a second voltage supply; a third transistor (33) of the second conductivity type, having a predetermined threshold voltage, a predetermined width-to-length ratio, a control terminal coupled to an intermediate voltage source, a first output terminal coupled to the second terminal of the first transistor and a second output terminal coupled to the output node; and a CMOS inverter (35) having a predetermined threshold voltage Vb; wherein the static input buffer has a predetermined threshold voltage established by the threshold voltage of the CMOS inverter and the ratio of the width-to-length ratio of the third transistor to the width-to-length ratio of the second transistor, when the buffer is enabled by the voltage of the intermediate voltage source being substantially that of the first voltage supply.
申请公布号 US4806801(A) 申请公布日期 1989.02.21
申请号 US19870090270 申请日期 1987.08.27
申请人 AMERICAN TELEPHONE AND TELEGRAPH COMPANY, AT&T BELL LABORATORIES 发明人 ARGADE, PRAMOD V.;GUPTA, ARUPRATAN
分类号 H03K19/0185;(IPC1-7):H03K19/094 主分类号 H03K19/0185
代理机构 代理人
主权项
地址