发明名称 MULTI-PROCESSOR SYSTEM
摘要 PURPOSE:To prevent the total discontinuation of a multi-processor system by separating logically only a processor having a fault from the system CONSTITUTION:When a processor P has a fault among plural processors, a fault occurrence signal is delivered to a system state monitor signal line from the processor P. An optional processor monitoring the state of said signal line decides the occurrence of the fault with detection of the fault occurrence signal. A processor detecting means calls successively other processors to detect and specify a faulty one and gives the control commands to the faulty processor for stopping, resetting, interruption inhibiting actions, etc., based on the address signal of an address bus (a) and the data of a data bus (d). Thus the faulty processor stops the operation of a CPU, etc., resets each part and inhibits the interruptions supplied from an input/output control part, etc., based on the given control commands. Then the faulty processor is separated logically from a multi-processor system.
申请公布号 JPS63191240(A) 申请公布日期 1988.08.08
申请号 JP19870024306 申请日期 1987.02.03
申请人 NISSIN ELECTRIC CO LTD 发明人 NAKANISHI KAZUO
分类号 G06F15/177;G06F11/16;G06F15/16 主分类号 G06F15/177
代理机构 代理人
主权项
地址