发明名称 Timer circuit
摘要 A timer circuit which is used for write and erase time control of a semicondcutor memory, and configured so as to transfer a charge of a charge storage capacitor to a charge pump capacitor through a first transfer gate thereafter to repeatedly effect a discharge operation by using a second transfer gate thereby to gradually reduce a charge of the charge storage capacitor, thus performing a timer operation, characterized in that there is provided a circuit for making an adjustment such that a voltage applied to the charge pump capacitor is smaller than a voltage applied to the charge storage capacitor.
申请公布号 US4728829(A) 申请公布日期 1988.03.01
申请号 US19850724417 申请日期 1985.04.18
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 TSUJIMOTO, JUN-ICHI
分类号 H03K17/28;G11C7/22;(IPC1-7):H03K17/296;H03K17/687 主分类号 H03K17/28
代理机构 代理人
主权项
地址