发明名称 |
Semiconductor memory device. |
摘要 |
<p>A semiconductor memory device (1) having data buses (51-58) for connecting memory cells in a plurality of memory cell arrays (11-18) having repetitive patterns with input/output buffer circuits (61-68) includes a plurality of column decoders (31-34) adjacent the memory cell arrays and having repetitive patterns. A portion (Y₀) of each of the column decoders (31-34) is displaced from the remainder to a separate location on a substrate to leave a blank portion in each column decoder (31-34). The data buses (51-58) pass through the blank portions, along with conductors (421-426) for connecting the displaced portions (Y₀) of the column decoders (31-34) to their corresponding memory cell arrays (11-18). </p> |
申请公布号 |
EP0213835(A2) |
申请公布日期 |
1987.03.11 |
申请号 |
EP19860306203 |
申请日期 |
1986.08.11 |
申请人 |
FUJITSU LIMITED |
发明人 |
KURAFUJI, SETSUO;AOYAMA, KEIZO;ITOH, HIDEO |
分类号 |
H01L27/10;G11C5/02;G11C7/10;G11C8/00;G11C11/34;G11C11/401;H01L21/8242;H01L27/108 |
主分类号 |
H01L27/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|