发明名称 Single layer polycrystalline floating gate
摘要 A programmable read only memory includes a transistor having an N type source, an N type drain, and a polysilicon floating gate extending over the channel between the source and drain. The floating gate also extends over and is capacitively coupled to an N well. By applying an electric potential to the N well, the potential on the floating gate above the channel is altered. Within the N well is a P region, which mitigates the decrease in capacitive coupling between the N well and the floating gate caused by carrier depletion.
申请公布号 US4649520(A) 申请公布日期 1987.03.10
申请号 US19840669198 申请日期 1984.11.07
申请人 WAFERSCALE INTEGRATION INC. 发明人 EITAN, BOAZ
分类号 H01L29/788;(IPC1-7):G11C11/40 主分类号 H01L29/788
代理机构 代理人
主权项
地址