发明名称 POWER-ON CLEAR CIRCUIT
摘要 PURPOSE:To obtain an output pulse having a desired time width by connecting at least >= one MOSFET to an MOSFET and adding one MOSFET. CONSTITUTION:At least >= one N-MOSFET8 whose gate and drain are connected is connected in series with an N-MOSFET3. Further, an N-MOSFET9 where a prescribed voltage is impressed between the gate and source is added. Thus, a potential of a contact 4 is decreased to n-times (n is the number of FETs 3-8) the threshold voltage rapidly after application of power and then the potential is decreased linearly to the time comparatively slowly. Thus, the output pulse having a desired time width is obtained by setting an inverted voltage of an inverter 5 in the voltage range dropped linearly.
申请公布号 JPS60191515(A) 申请公布日期 1985.09.30
申请号 JP19840047723 申请日期 1984.03.13
申请人 SEIKO DENSHI KOGYO KK 发明人 MACHIDA TOORU;MACHIDA MASAMI
分类号 H03K3/02;H03K17/22 主分类号 H03K3/02
代理机构 代理人
主权项
地址