摘要 |
Phase-locked loop, comprising Hartley-type oscillator being formed with a dual-gate field effect transistor (10), whose gates (G2) and (G1) constitute the phase-comparison inputs of the loop and whose drain is coupled, optionally via a low-pass loop filter (35), to the input of the feedback circuit, this feedback circuit being connected to the tuning circuit of the oscillator. |