发明名称 |
METHOD FOR PARTITIONING MAINFRAME INSTRUCTION SETS TO IMPLEMENT MICROPROCESSOR BASED EMULATION THEREOF |
摘要 |
<p>METHODS FOR PARTITIONING MAINFRAME INSTRUCTION SETS TO IMPLEMENT MICROPROCESSOR BASED EMULATION THEREOF Methods of applying LSI and microprocessors to the design of microprocessor-based LSI implementation of mainframe processors are described. The mainframe instruction set is partitioned into two or more subsets, each of which can be implemented by a microprocessor having special on-chip microcode or by a standard off-the-shelf microprocessor running programs written for that purpose. Alternatively, one or more of the subsets can be implemented by a single microprocessor. In addition, a subset of the partitioned instruction set can be implemented by emulating software, by off chip vertical or horizontal microcode, or by primitives. But, however partitioning is implemented, the end result thereof is to keep the critical flow paths, associated with the most frequently used instruction subset, as short as possible by constraining them to a single chip.</p> |
申请公布号 |
CA1182573(A) |
申请公布日期 |
1985.02.12 |
申请号 |
CA19830424284 |
申请日期 |
1983.03.23 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
AGNEW, PALMER W.;BUONOMO, JOSEPH P.;HOUGHTALEN, STEVEN R.;KELLERMAN, ANNE S.;LOSINGER, RAYMOND E.;VALASHINAS, JAMES W. |
分类号 |
G06F9/455;G06F9/22;G06F9/30;G06F9/318;G06F9/38;(IPC1-7):G06F15/16 |
主分类号 |
G06F9/455 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|